RISC-V Tomasulo CPU Simulator
CompletedAn out-of-order RISC-V simulator that makes the data flow inside a Tomasulo-style processor visible.
Computer Systems course · Individual implementation
Implements fetch, issue, reservation stations, register renaming, a reorder buffer, load/store handling, branch prediction, result broadcast, and in-order commit for RV32I programs.